8

9

ា ្នា7 region.

p-channel typ MIS transistor and an n-channel type MIS transistor to which a substrate bias is applied in a reverse direction by the potential of said well region, and said second logic gate includes a p-channel type MIS transistor and an n-channel type MIS transistor to which a substrate bias is applied in a forward direction by a potential of said well

- 10. (Amended) A semiconductor integrated circuit according to claim 6, wherein said first logic gate includes a p-channel type MIS transistor to which a substrate bias is applied in a reverse direction by a potential of said well region, and said second logic gate includes a p-channel type MIS transistor to which a substrate bias is applied in a forward direction by a potential in said well region.
- 1 11. (Amended) A semiconductor integrated circuit
- 2 according to claim 6, wherein said first logic gate includes a
- 3 p-channel type MIS transistor and an n-channel type MIS
- 4 transistor to which a substrate bias is applied in a reverse
- 5 direction by a potential in said well region.

Please add the following new claims:

 α_{λ}

- 39. (New) A semiconductor integrated circuit according
- 2 to claim 7, wherein said first logic gate includes an MIS
- 3 transistor to which a substrate bias is appli d in a reverse

12

-64 3

4

5

6

7

- direction by a potential in said well region, and said second
- logic gate includes an MIS transistor to which a substrate
- bias is applied in a forward direction by a potential in said
- 7 well region.
- 1 40. A semiconductor integrated circuit according (New)
- 2 to claim 7, wherein said first logic gate includes a p-channel
- 3 type MIS transistor and an n-channel type MIS transistor to
- which a substrate bias is applied in a reverse direction by
 - the potential of said well region, and said second logic gate

includes a p-channel type MIS transistor and an n-channel type

MIS transistor to which a substrate bias is applied in a

forward direction by a potential of said well region.

- 41. A semiconductor integrated circuit according to claim 7, wherein said first logic gate includes a p-channel type MIS transistor to which a substrate bias is applied in a reverse direction by a potential of said well region, and said second logic gate includes a p-channel type MIS transistor to which a substrate bias is applied in a forward direction by a
- 1 42. (New) A semiconductor integrated circuit according

potential in said well region.

- to claim 7, wherein said first logic gate includes a p-channel 2
- 3 type MIS transistor and an n-channel type MIS transistor to